{"id":"CVE-2020-0574","state":"PUBLISHED","title":"Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclo","description":"Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access.","publishedAt":"2020-03-12T20:52:29.000Z","updatedAt":"2024-08-04T06:02:52.194Z","severity":null,"assigner":"intel","products":["Intel Intel(R) MAX(R) 10 FPGA"],"affected":[{"vendor":"Intel","product":"Intel(R) MAX(R) 10 FPGA","versions":[{"version":"All versions","status":"affected"},{"version":"See advisory https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html","status":"affected"}]}],"references":["https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"],"weaknesses":[],"ingestedAt":"2026-10-29T19:46:18.551Z","source":{"repository":"CVEProject/cvelistV5","path":"cves/2020/0xxx/CVE-2020-0574.json","commit":"556c9d3a8cd17e218bb8e452ba7cd619a384ff47"},"raw":{"dataType":"CVE_RECORD","dataVersion":"5.1","cveMetadata":{"cveId":"CVE-2020-0574","state":"PUBLISHED","datePublished":"2020-03-12T20:52:29.000Z","dateUpdated":"2024-08-04T06:02:52.194Z","assignerShortName":"intel","assignerOrgId":"6dda929c-bb53-4a77-a76d-48e79601a1ce","dateReserved":"2019-10-28T00:00:00.000Z"},"containers":{"cna":{"descriptions":[{"lang":"en","value":"Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access."}],"affected":[{"vendor":"Intel","product":"Intel(R) MAX(R) 10 FPGA","versions":[{"version":"All versions","status":"affected"},{"version":"See advisory https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html","status":"affected"}]}],"references":[{"url":"https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html","tags":["x_refsource_CONFIRM"]}],"problemTypes":[{"descriptions":[{"description":"Information Disclosure","lang":"en","type":"text"}]}],"providerMetadata":{"shortName":"intel","dateUpdated":"2020-03-18T12:23:43.000Z","orgId":"6dda929c-bb53-4a77-a76d-48e79601a1ce"},"x_legacyV4Record":{"CVE_data_meta":{"ASSIGNER":"secure@intel.com","ID":"CVE-2020-0574","STATE":"PUBLIC"},"affects":{"vendor":{"vendor_data":[{"product":{"product_data":[{"product_name":"Intel(R) MAX(R) 10 FPGA","version":{"version_data":[{"version_value":"All versions"},{"version_value":"See advisory https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"}]}}]},"vendor_name":"Intel"}]}},"data_format":"MITRE","data_type":"CVE","data_version":"4.0","description":{"description_data":[{"lang":"eng","value":"Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access."}]},"problemtype":{"problemtype_data":[{"description":[{"lang":"eng","value":"Information Disclosure"}]}]},"references":{"reference_data":[{"name":"https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html","refsource":"CONFIRM","url":"https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"}]}}},"adp":[{"title":"CVE Program Container","references":[{"url":"https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html","tags":["x_refsource_CONFIRM","x_transferred"]}],"providerMetadata":{"shortName":"CVE","orgId":"af854a3a-2127-422b-91ae-364da2661108","dateUpdated":"2024-08-04T06:02:52.194Z"}}]}}}